

Remarks

The Office Action dated April 2, 2009 indicated the following new grounds of rejection: claims 8, 10-11 and 13 stand rejected under 35 U.S.C. § 112(2); claims 1, 3, 5, 7-8, 10-11 and 13 stand rejected under 35 U.S.C. § 103(a) over Chang (U.S. Patent No. 5,991,204) in view of Sharma (U.S. Patent 5,488,579) and further in view of a Quirk reference (“Semiconductor Manufacturing Technology”); claims 4 and 14 stand rejected under 35 U.S.C. § 103(a) over the ‘204, ‘579 and Quirk references and further in view of Hong (U.S. Patent No. 5,614,746); and claim 6 stands rejected under 35 U.S.C. § 103(a) over the ‘204, ‘579 and Quirk references and further in view of Chen (U.S. Patent No. 6,091,104). Applicant traverses all of the rejections and, unless explicitly stated by the Applicant, does not acquiesce to any objection, rejection or averment made in Advisory Action dated June 10, 2009, or the Office Actions of record.

The § 103(a) rejections are improper because the cited combination of references lacks correspondence. For example, none of the asserted references teaches the claimed invention “as a whole” (§ 103(a)) including aspects regarding, *e.g.*, a control gate and a floating gate separated by an interlayer dielectric layer, and spacers configured and arranged to mitigate oxygen diffusion to the interlayer dielectric layer. As further discussed below, the cited spacers do not and cannot mitigate oxygen diffusion as suggested. Because none of the references teach these aspects, no reasonable combination of these references can provide correspondence. As such, the § 103 rejections fail.

More specifically, the Examiner erroneously asserts that the secondary ‘579 reference teaches using spacers to mitigate the diffusion of oxygen to a deposited interlayer dielectric layer. The ‘579 reference is instead directed to an inverted gate structure having spacers that cannot and do not mitigate oxygen diffusion as claimed because they are not positioned to do so. The inverted gate structure in the ‘579 reference is further unrelated to the (conventional) structure of the ‘204 reference and issues relating to the manufacture of the same. Due to this inverted structure, gate oxides 35 and 38 of the ‘579 reference are completely exposed during any subsequent oxide growth, relative to the spacers 37. The cited spacers 37 therefore do not and cannot be used to mitigate the diffusion of oxygen in an interlayer dielectric layer because such layers are formed over the spacer (*e.g.*, tunnel oxide 38 is formed over and after the

spacer 37, which thus cannot mitigate any diffusion as asserted). While nitride spacers may exhibit characteristics relative to the mitigation of oxygen diffusion, none of the cited references teach or suggest limitations directed to using the spacers to mitigate the diffusion of oxygen to the deposited interlayer dielectric layer. Accordingly, modifying the '204 reference with the nitride spacers 37 in the '579 reference stops far short of providing an enabling disclosure that teaches or suggest the spacers and/or diffusion mitigation as claimed in the instant invention. Despite Applicant's traversals, the instant Office Action has ignored these issues, and nothing in the record has established teaching or suggestion of claim limitations directed to a control gate and a floating gate separated by an interlayer dielectric layer, and spacers configured and arranged to mitigate oxygen diffusion to the interlayer dielectric layer.

In addition the § 103 rejections are improper because the instant Office Action's addition of a dry etch as described in the undated Quirk reference misinterprets the Quirk reference and thus fails to show teaching or suggestion of claim limitations relating to using an anisotropic etch to remove material over a tunnel dielectric. The cited dry etch of the Quirk reference does not leave an underlying tunnel dielectric intact, and in fact completely removes the underlying tunnel dielectric. Referring to cited figure 16.29 on page 460, the gate dielectric has been completely removed in a region that is adjacent to the gate, in a process involving an anisotropic etch that does not involve using a tunnel dielectric to protect the underlying substrate, but is rather made to "avoid any microtrenching" underneath the gate (as cited in the Office Action). This is part of an overetching step that includes removing the dielectric, as consistent with the discussion following figure 16.29 and describing a "*breakthrough step* that removes the native oxide" (emphasis in original). This is contrary to (and thus fails to teach or suggest) claim limitations directed to using the tunnel dielectric to protect portions of the substrate adjacent to the gate, then subsequently removing the tunnel dielectric *after* the anisotropic dry etch has been used.

Moreover, the cited references teach away from the claimed invention and the Office Action's alleged motivation for combining references is both unrelated to the proposed modification and fails to address issues with modifying the primary '204 reference as asserted. Consistent with the recent Supreme Court decision, M.P.E.P.

§ 2143.01 explains the long-standing principle that a §103 rejection cannot be maintained when the asserted modification undermines either the operation or the purpose of the main ('774) reference - the rationale being that the prior art teaches away from such a modification. *See KSR Int'l Co. v. Teleflex, Inc.*, 127 S. Ct. 1727, 1742 (2007) (“[W]hen the prior art teaches away from combining certain known elements, discovery of a successful means of combining them is more likely to be non-obvious.”). As described above, the Quirk reference teaches using an anisotropic etch to remove a dielectric layer. The asserted tunnel dielectric layer 104 in the '204 reference is also completely etched in the step used to etch the asserted first conductive layer (floating gate poly 103 in figure 6a). Accordingly, both the '204 and Quirk references teach removing the dielectric layer, and in the case of the undated Quirk reference, does so using an anisotropic etch. The alleged “selectivity” in the Quirk reference is only to those portions of the dielectric that are below the gate (see figure 16.29). Thus, both of these references directly teach away from the claimed invention, which involves using an anisotropic etch to maintain an underlying tunnel dielectric layer.

Regarding the alleged motivation, the Office Action's attempt at modifying the '204 reference without providing examples from the prior art in support of such modification is contrary to § 103 and relevant law (*see KSR Int'l Co. v. Teleflex, Inc.*, cited above, requiring evidence of motivation where the primary reference is modified). In this instance, the alleged motivation to combine the undated Quirk reference with the '204 reference is to provide “high selectivity and low device damage” but is silent as to how these features would be applicable to the '204 reference or how the '204 reference could function as such. For example, while the Office Action provides no discussion whatsoever as to how the dry etch in the Quirk reference would be combined with the '204 reference, it appears that adding a dry etch to the '204 reference would be inapplicable because the asserted tunnel dielectric layer 104 is completely etched in the step used to etch the asserted first conductive layer (floating gate poly 103 in figure 6a). Moreover, the Quirk reference uses its anisotropic etch to remove the gate dielectric as discussed above, thus effectively teaching away from the claimed approach to leaving the tunnel dielectric intact.

Applicant respectfully traverses the § 103 rejections because the Examiner has not established that the newly-cited “Quirk” reference is prior art. In particular, the copy of the Quirk reference provided with the instant Office Action is undated. As such, there is no evidence of record that the Quirk reference is prior art. Accordingly, the § 103 rejections must be withdrawn. Should the Examiner maintain any rejection based on the Quirk reference, the Examiner must provide the required evidence to establish that the Quirk reference was in fact published prior to Applicant’s priority date.

Applicant further traverses the § 103 rejections because the Examiner has impermissibly ignored Applicant’s traversals regarding the impropriety of the combination of the ‘204 and ‘579 references contrary to M.P.E.P. §707.07(f) and applicable law. While the undated Quirk reference has been added, this reference does not address the majority of Applicant’s traversals, which remain applicable to the asserted combination of the ‘204 and ‘579 references. Applicant thus fully incorporates the traversals of record herein, which establish in the (uncontroverted) record that the cited combination of references does not correspond to the claimed invention.

In view of the above, the § 103 rejections are improper and Applicant requests that they be withdrawn.

Applicant respectfully traverses the § 112(2) rejections of claims 8, 10-11 and 13 because these claims do particularly point out and distinctly claim the subject matter which Applicant regards as the invention. Applicant submits that the issues raised by the Examiner are directed to the breadth of the claims, which does not form a basis for a § 112(2) rejection. *See, e.g.*, M.P.E.P. § 2173.04 (“(b)readth of a claim is not to be equated with indefiniteness.”). Applicant respectfully maintains that the § 112(2) rejections are improper for the reasons discussed in the Response dated May 22, 2009, hereby incorporated by reference in its entirety. Notwithstanding, to facilitate prosecution, Applicant has amended certain claims in an attempt to address the Examiner’s concerns. Thus, Applicant requests that the § 112(2) rejections of claims 8, 10-11 and 13 be withdrawn.

Regarding the §112(2) rejections of claims 10 and 13, the rejection is based upon erroneous assertions that the recited positional limitations relative to a wet-etched gate dielectric are process limitations, that the resulting gate dielectric cannot be defined by a

wet etch, and further that the wet-etched gate dielectric “does not exist.” Regarding the alleged “process” limitations “a wet-etched portion of the floating gate dielectric,” these limitations identify a particular portion of the gate dielectric that is used to identify a relative position of the substrate (*i.e.*, the Examiner left off part of the limitation, which recites “an access gate dielectric on the substrate immediately adjacent to a wet-etched portion of the dielectric layer”). Regarding structural limitations, the resulting dielectric layer may include characteristics defined by such a wet-etching and, as such, these limitations would apply as structural characteristics defining the dielectric layer. The Office Action’s further assertion that the wet-etched portion of the dielectric layer “does not exist” is also erroneous because, while the wet-etching removes a portion of the dielectric layer, a portion of the dielectric layer that has been wet-etched (*i.e.*, at its exposed surface) remains. This is clearly exemplified in FIG. 10, with a portion of the wet-etched tunnel dielectric 51 remaining below the floating gate and against which an access gate dielectric 101 is formed. This further exemplifies the aforesaid positional relationship, the subject of which has nothing to do with “process” limitations as suggested in the Office Action.


Applicant has added new claims 15 and 16, which are allowable over the cited references for at least the reasons discussed above. Applicant notes that support for claims 15 and 16 can be found throughout Applicant’s disclosure including, for example, in Figure 10 and the related discussion in Applicant’s specification.

In view of the above, Applicant believes that each of the rejections has been overcome and the application is in condition for allowance. Should there be any remaining issues that could be readily addressed over the telephone, the Examiner is asked to contact the agent overseeing the application file, Peter Zawilski, of NXP Corporation at (408) 474-9063.

Please direct all correspondence to:

Corporate Patent Counsel
NXP Intellectual Property & Standards
1109 McKay Drive; Mail Stop SJ41
San Jose, CA 95131

CUSTOMER NO. 65913

By: 
Robert J. Crawford
Reg. No.: 32,122
Eric J. Curtin
Reg. No.: 47,511
(NXPS.442PA)